Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers

We've built a low-bit, model-specialized hardware accelerator for vision transformer inference, using multiple systolic arrays with deep, fine-grained pipelines tailored to the multi-head self-attention operations that d...