Designing power-efficient processor chips and RTL-level domain-specific computer architectures to execute high computational workloads and massively parallel computing. Modeling energy-efficient deep learning algorithms to tackle the current AI training and testing bottleneck.

industry collaboration and university collaboration